Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi am doing LINT analysis for our design using cadence HAL it generates a warning as
halstruct: *W,FFWASR (../../test.v,620|0): Flip-flop 'a47' does not have any asynchronous set or reset.
a47 <= out47;
We designed the logic using synchronous reset mechanism only.
How can i...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
