Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hi ramesh,
thanks for ur valuable points.but am bit confused.kindly help me.
am using rtl compiler(cadence).
fine as u said logic synthesis is performed using slow.lib w.r.t setup.
1] for the same RTL synthesys am checking setup(using slow.lib) and hold(using fast.lib).
as the cell delay...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
