Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by rahulmlokurte

  1. R

    configuration frames of fpga

    hello, I need help in understanding the configuration memory of virtex-5 fpga. Please suggest some documents other than user guide. Also I want to know,what are the bits present in 1312 bits of frame? regards
  2. R

    SRAM based FPGA for fault tolerance

    Yes, I am familiar with digital logic. I know both VHDL and Verilog. We had those subject in our academic.Please suggest me about fault diagnosis and fault tolerance.
  3. R

    SRAM based FPGA for fault tolerance

    In my project,i am assuming that LUt's are stuck at faults.Using BIST technique,i have detected that there are faults.Now i need to diagnose and correct such type of faults. Due to availabilty of virtex-5 in college,i am going with that. Can you please suggest me some books or links which would...
  4. R

    SRAM based FPGA for fault tolerance

    Thank you shaiko. website you mentioned was helpful!!!
  5. R

    SRAM based FPGA for fault tolerance

    Thank You Shaiko,but I need information specifically about xilinx virtex-5 FPGA.Where do we find SRAM cells in that?
  6. R

    SRAM based FPGA for fault tolerance

    I want to know where exactly SRAM cells are present in FPGA?
See more

Part and Inventory Search

Back
Top