Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Thank you Klaus
This code shoes no error
{
GPIOA->ODR |= (1<<5); // PA5 = 1
delayMs(500);
GPIOA->ODR &=~ (unsigned int)(1<<5); // PA5 = 0
delayMs(500);
}
and also tried SET_BIT and CLEAR_BIT functions as you mentioned.
{
SET_BIT(GPIOA->ODR...
Hi, I am in basic level of embedded C. Using Keil for STM32 programming. For bit set and reset i use "|=" and "&=~". Below is a code
GPIOA->ODR |= (1<<5); // PA5 = 1
GPIOA->ODR &=~ (1<<5); // PA5 = 0
While using ARM Compiler Version 5 there is no...
Thank you for your valuable information. i found the following links about capacitive touch in ATTINY.
https://playground.arduino.cc/Main/CapacitiveSensor
https://www.instructables.com/id/How-To-Use-Touch-Sensors-With-Arduino/...
Sorry for my explanation before. I am using a capacitive touch sense (TTP223) for switch. I not use any mechanical switch. currently i am using ATTINY13A to capture the touch through TTP223 and store the state in EEPROM. In back end esp8266 manage the network. ESP8266 control the switch through...
I am using esp8266 in backend. Now I am using attiny13a for each switch. Every switch is connected to esp8266. If esp8266 fails, atmega13a act independently as manual on/off control switch. I thought to use a on/off controller ic, so that even esp8266 fails, on/off controller IC act independently.
I am designing a smart switch. i need a on/off controller IC which should retains its present state. If power fail while switch is ON or OFF, after power resumes, the ON or OFF state should be retained.
I found many on/off controller IC in internet. But i can't ensure that it retain its state...
Hi all,
I am new to forum. Sorry If my question is repeated.
Is any FRAM is available with DDR interface? As far as my search, i found paraller interface and serial interface (I2C and SPI). Is it possible to design a DDR FRAM by using parallel interface FRAM?
Please help me ....
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.