Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
How to generate eldo netlist from cadence schematic?
"si" command is generally used for spectre,cdl,hspice netlist.. Is there a command for eldo netlist generations?
thanks
Only concern was to understand the spec clearly, so that design well optimized. And there are architectures not meeting this spec. So, when to meet this spec and when not to, can be understood if spec is understood.
I feel there is some reason behind using two different common mode voltages.!
1.But measurement setup is also tricky. If common mode impedance is required, we can just do V/I. But specification is in terms of voltage difference of outputs at two different common mode voltages. !?
2.Agreed that current source outputs don't meet this specification. But in that case why...
Hi,
What is the significance of single ended DC impedance in Lvds tx?
The way it is measured in IEEE specification further complicates the understanding.
It looks like, the outputs are tied in the normal operation range of common mode and difference of voltage on the single ended output node...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
