Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
encounter help
Hi all,
I am working on a project using Cadence First Encounter 4.1 and I want to add some test pads or probe pads to the design (not I/O pads) and my question is:
Should these pads be a part of the cell library ? because the library documents did not mention any thing about...
Hi all,
I am using cadence soc encounter 4.1 and I have the following problem:
I got a clf file generated by TSMC memory compiler,
while using the (generateLef) command in soc encounter to generate a .lef file, I got a warning and no lef files generated.
syntax:
generateLef -clfFile...
lef file in encounter
Hi everyone,
I am using SoC Encounter and I have an annoying error appears when I load lef file,
I am facing this error for the first time and I performed the layout process for many designs,
the error is like this:
**ERROR: Load LEF file /socex/counter2/CORELIB.lef...
hi all,
i am using a PIC16F628A chip in a serial communication project but I have a problem,
this code doesn't work, could anyone till me what is the problem with it??
CMCON = 7 ' Dis able the analog comparator
TRISA = 0
TRISB = %00000010
define HSER_RCSTA 90h
DEFINE HSER_TXSTA 20h
DEFINE...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
