Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by rabit

  1. R

    Cadence Cell Design Tutorial Error

    cadence cell view I following the Cadence Cell Design Tutorial for layout, cadence version is ic5141. I work well for the tutorial until in chapter4( ~/doc/celltut/chap4.html) , that is running LVS with the extracted layout and schematic. I can't get the LVS report as the tutorial list , the...
  2. R

    [help] LVS problem of IC5033

    cannot find switch master cell for instance Thank you very much! It really work! Thank you!
  3. R

    LVS & ERC error in IC5

    lvs analysis job failed I also follow the cell design tutorial and fail in LVS,
  4. R

    about IC5141/IC5033 dracula?

    I install usr1 for IC5141.
  5. R

    about IC5141/IC5033 dracula?

    I find its the draclm problem. I have the same situation as you (CentOS4.3 , IC5141), after install a update it will be ok.
See more

Part and Inventory Search

Back
Top