Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by r94

  1. R

    standard cell problem

    thank u..i understood now
  2. R

    standard cell problem

    thanks for reply...but i still have a doubt... if we reduce the height ,should'nt the area should increase for a particular chip so that volume remains constant. and can you elaborate more on how the timing wll be slower?? thanks in advance
  3. R

    standard cell problem

    hii.. what will be the effect of reducing height of standard cell on timing and area of chip??
  4. R

    timing performance measure

    Which is a better measure of Timing perfomance TNS (or) WNS?
See more

Part and Inventory Search

Back
Top