Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
VHDL for A5/1
A5/1 is stream cipher for GSM encryption. I need the syntax in VHDL. I try to make it, but always have a problem in tha LSFR..
please look at \en.wikipedia.org/wiki/A5/1
Re: qam on ise
maybe thats not
Input : in std_logic_vector (0 downto 3);
but
Input : in std_logic_vector (3 downto 0);
or
Input : in std_logic_vector (0 to 3);
best verilog editor
Is there anyone have URL to download Free-HDL for windows?? I'd ever use Aldec Active-HDL and Multisim and I think each have different features..
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.