Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by qilongliu

  1. Q

    Questions about deep nwell in TSMC .18 technology

    Hi everyone, Recently I am using TSMC .18 mixed-signal technology to do some design. I am about to use a deep nwell to put all my digital circuit into it to get a good noise isolation. However when I run LVS I found all the NMOS of those digital standard cells are recognized as the dnw NMOS. I...
  2. Q

    Question about PSD calculation of sampled noise

    Does anybody has ideas?
  3. Q

    Question about PSD calculation of sampled noise

    Hi guys, Recently I read some papers about sampled noise calculation, I found something that is difficult to understand. The attached is one of them. On Page 6 of this document, there is a formula without any derivation (Expr. 6). Conventionally when we analysis the noise we treat it as...
  4. Q

    Trying to find a fast way to draw impedance Bold plot of passive networks

    Hi guys, my questions is. is there any way to draw an impedance Bode plot quickly and precisely? The precision is viewed good enough when their Asymptotes are achieved. I want to use this method in analog circuit design, so only passive components- resistance and capacitance -are considered.

Part and Inventory Search

Back
Top