Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
different clock design
https://electronix.ru/forum/index.php?showtopic=58401&st=90
Download "Clock Domain Crossing Design and Verification Techniques" and read it.
Delay line
Which cells from library is best choice for programable delay line for clock? Required delay is 2ns +- 1 ns, step 0.3-0.4 ns. Clock frequency 88 MHz.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
