Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by psantro

  1. P

    mismatch reduction in cmos process

    Regarding systematic mismatch-For mismatch charcaterization of capacitors, parallel combination of unit capacitors has been taken.These provides a constant area/periphery ratio and avoid process induced systematic errors. how? ---------- Post added at 06:07 ---------- Previous post was at 06:02...
  2. P

    mismatch reduction in cmos process

    thanx for valuable information, but now another doubt arises. Does it mean that common centroid approach not only improves systematic mismatch, but also reduces random fluctuations. According to pelgrom model-for equal distances, if no of samples are taken , then it follows a linear curve b/w...
  3. P

    mismatch reduction in cmos process

    plz clear this thing to some more extant
  4. P

    mismatch reduction in cmos process

    if i use common centroid approach for elimination of systemnatic mismatch, how does it affect random mismatch. In my views, it will increase random mismatch, as we are decreasing the size while using common centroid approach, because instead of taking big one capacitor, we are now taking array...
  5. P

    Systematic Mismatch vs random mismatch

    if i use common centroid approach to reduce systematic mismatch, then using this approach,will it lead to increase in random mismatch?( because ultimately in common centroid approach, small units are taken instead of big one)

Part and Inventory Search

Back
Top