Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by Princess_NEDIAN

  1. P

    Simulation problem with pspice model of memristor

    What if i have to implement and/or gate using this model? how can i do thiss?
  2. P

    Simulation problem with pspice model of memristor

    Hi, i'm trying to do a simulation pspice of memristor,but when i run simulaion i don't obtain the pinched hysteresis loop of memristor.Can you help me? This is the pspice netlist .... are there mistakes? After "Run Test" i do: Trace---->Add New Trace---->V(aa)-I(Vtest).....is correct? Can u...

Part and Inventory Search

Back
Top