Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
glibc
My os is Fedora Core 5 which has a new version of glibc (v2.4) Now the cadence cannot run with the following error message:
relocation error: ../../tools.lnx86/bin/lmgrd: symbol errno, version GLIBC_2.0 not defined in file libc.so.6 with link time reference
I think this is because the...
Hi,
I'm drawing path in my layout (in Virtuoso) and find that the "change to layer" option is always "none". So I cannot change to another layer while drawing (e.g. to draw a metal1 path besides a poly one). How to solve this problem?
Thank you in advance!
princerock
Hi,
I'm designing an op amp and want to calculate the HD3. The input signal is 1KHz. I found that there's a "dft" function in the calculator. But how to set the variables in it? ("from", "to" means what?) And how to get the HD3 from the dft result?
btw: how long should I run the transient...
What is the relationship between quantizer levels and signal to quantization noise ratio(SQNR)?
To increase quantizer levels we need to add more comparators, is this correct?
Hi everyone,
I'm doing a course project about sigma-delta macromodel design. According to specs I have to add input-refered-noise to the ideal Gm building block (VCCS) in order to calculate the SNR. What confused me is, as the input-refered-noise is frequency-dependent, how can i model it in...
Hi,
I designed a fully diff op amp with cmfb. And when I did the ac sweep to the cmfb network I got the following result. I am puzzled by the phase response. Is it oscillating? If not, what is the phase margin?
Thank you very much for your help!
princerock
cmfb simulation cadence
Hi,
I designed a fully differential op amp with CMFB. There is a requirement about the phase margin of CMFB in the specs. Then how can I get this from cadence simulation?
Thank you for your help.
princerock
Hello,
I'm designing a 2 stage diff op amp (folded cascode plus common source) and now I want to add cmfb to it. However I have the following quesitons before doing the design.
1. I have to add cmfb network for both stages, i.e. I need two cmfb networks, is this right?
2. DT vs. CT. Is...
Hello,
I think you should do the xf analysis. And when ploting your result, choose your diffirential input signal at first and the common mode input signal as second. Then you can use calculator to minus the above two curves (in dB). In this way you got the CMRR.
For PSRR, just...
Consider a simple common source with active load circuit as shown below:
Assuming all the transistors work in saturation and assign Vov=Vgs-Vt
The output swing should be: Vdd-Vov1-Vov2
If I want a 2V output swing and Vdd=2.5v, then I can get Vov1+Vov2<0.5v
Then according to other...
Y=(X1+X2-X3)*(1/(z-1))
X1,X2,X3 are inputs. z means in z domain. Use no more than 2 sampling capacitors and 1 op amp.
I think this problem is the sc implementation of adder and scaler circuit. Where can I find materails about this?
Thank you for your help!
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
