Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by prescott86

  1. P

    simulation of op-amp uA741 in Pspice

    calculations on ua741 I'm from the same university as the author. Referring to the attachment(question) above, how I'm going to calculate the Vio for condition a,b, and c? For condition b and c, since R1// Rf is implemented, do I still need to consider Vos due to input current offset...

Part and Inventory Search

Back
Top