Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by praveenkumardr

  1. P

    Test Bench for CIC decimation(5) filter

    ERROR:HDLCompiler:806 - "E:/lab_fpga/lab3/cic/cic.vhd" Line 12: Syntax error near "ce". ERROR:HDLCompiler:854 - "E:/lab_fpga/lab3/cic/cic.vhd" Line 8: Unit <cic> ignored due to previous errors. ERROR:HDLCompiler:854 - "E:/lab_fpga/lab3/cic/cic.vhd" Line 20: Unit <syn> ignored due to previous...
  2. P

    Test Bench for CIC decimation(5) filter

    I have written following test bench, but getting syntax error while simulating this code... can anyone help me in correcting this code.. (functional part mainly) LIBRARY ieee; USE ieee.std_logic_1164.ALL; use ieee.std_logic_arith.all; use ieee.std_logic_signed.all; use std.textio.all; use...
  3. P

    Test Bench for CIC decimation(5) filter

    Can any one write a test bench to test this CIC filter... basically i'm passing 3 sine waves of frequencies 8 MHz , 16MHz and 24 MHz in 3 separate cases with 80 MHz sine wave being the sampling signal. I've to take 10 samples , 5 samples and 3.33 samples respectively for each of above cases...
  4. P

    maximum frequency component of a square wave

    frequency = 0.3/tr Right, But if you look at these documents, they say, It can be shown that the highest frequency component we usually need to be concerned with (in a practical sense) on our board can be approximated by 1/(3*Tr), (I've also attached these documents for your reference)...
  5. P

    maximum frequency component of a square wave

    maximum frequency what is the maximum frequency component in a typical practical square wave with rise time : "Tr". Most of the engineers say it is F max = 0.3 / Tr. please explain!
  6. P

    setup and hold time (interview question)

    what is setup and hold time violation Can anyone send pdf copy of the book "timing analysis and simulation for signal integrity engineers" by greg edlund. https://www.amazon.com/Analysis-Simulation-Integrity-Engineers-Semiconductor/dp/0132365049

Part and Inventory Search

Back
Top