Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hi all,
if somebody know about SEU in fpga please take a look at it!
in virtex 5 to correct and detect SEU effect, in build readback crc access configuration memory through ICAP and read a frame at a time and then calculate new CRC value. this CRC value is compared with the previous store...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
