Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi All,
I am using cadence ncsim tool for gate level simulation. I am facing below issue.
issue:
My compression scan patterns are passing in parallel simulation But failing in serial simulation.
And i mm using pipeline in my design. And the pipeline depth was 1.
What might be the issue ...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
