Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Yes i can now understand why the slew is having an effect on the power dissipation..when the input switches the rate of change of switching from 10 01 will have an effect of how much current flows through..but if the output capacitance doesnot change say for a nand gate the internal power...
NO its not.If the output load is not switching the output load wont have any effect on the power dissipated due to internal switching of capacitance's..as far as i have learned .libs do not make the internal power of a cell depend upon output load if the output is not switching..it is a function...
Hi,
Internal power is the power consumed by a cell when the input switches. The internal capacitance's of the logic might be charged or discharged causing energy to be dissipated in the form of heat. Also the internal power includes the energy dissipated when a short occurs between the pmos...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
