Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Yatin, if the cadence is installed in ur PC ...need to go to cadence or cad file then PDK then there will be foundries name then select the 180nm technology and docs...u will get related documents
example: cad/pdk/GF/180nm/docs
Possible solutions:
1. Make sure pin name in Schematic and layout are same...if u r using capital letters in schematic then layout pin also same as schematic.
2. Make sure pin connection in layout should be at the top most level. If the pins are in bottom level it will not work at top level...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
