Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Can anyone please tell me where the scope of a `define macro (compiler directive) ends? Does it end within a file boundary?
say, the following code, after compiling file1.sv successfully, file2.sv fails to compile with the error "Macro `CYCLE is undefined."
//file1.sv
`define CYCLE 2...
Re: Questasim simulator - error explain needed
Ok got it. Use the absolute path within double quotes.
eg: `include "c:\\project\\sv\\code\\proto_pkt.sv"
Please note the "\\" (double backslash) one of it used as an escape character in the regular absolute path.
A reference to this has been...
Re: Questasim simulator - error explain needed
Hi Naresh,
Were you successful in addressing the above error? coz am getting the same error too though the file referred to is very much there.
.../code/proto_drv.sv(3): Cannot open `include file "proto_pkt.sv".
as a work around i tried putting...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
