Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
There are circuits which have signals synchronous with clock signal. The main question I had was regarding such a circuit where
the signals are generated on the clock edge. For simplification I regarded the ckt as a D flip flop.
Based on my understanding the o/p1 is more probable case due to...
Oh yes so u mean Q and Qbar. O/p 2 in the image is not Qbar.
I meant to show two solutions i.e. two Q outputs and wanted to know which one is right.
Sorry for the confusion.
I have the following question for my fellow circuit enthusiasts..
It might seem like a very stupid question(it might be actually stupid)
I am confused with the following circuit.
It's a simple D flipflop. It's D input changes at the clock edge. What should be the output? Confused due to setup...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
