Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by praneshcn

  1. P

    SOC Encounter Help please

    yes , probe pad should be part of library -regards pranesh
  2. P

    What is the meaning of the bird's beak?

    bird's beak.. u can look into cmos by kang for a brief explanation on bird's beak.
  3. P

    Power consumption value of NAND2 gate.

    For a 90nm library, wat is the approximate power consumption value of an NAND2, inverter, buffer and DFF. how do we calculate the value manually.
  4. P

    Hold fix issue - hold violation problem

    Re: Hold fix issue try to increase the delay in the data path by buffer or delay cell insertion. also u can try to downsize the cells in the data path.
  5. P

    How to estimate the total number of decap cells in a design?

    Re: decap cells hi, Lekage power increases with increase in the number of decap cells. also there is area cost.
  6. P

    65nm Macro Orientation - constraints for rotating macros?

    Hi, Are there any constraints for rotating macros (which are manufacturing related) in 65nm and below technologies? If so please explain. thankz
  7. P

    How to identify in Magma that a macro has an internal power ring?

    Hi, Hw do we identify that a hard macro has an internal power ring. How do we identify that in Magma? Thankz
  8. P

    List of vlsi companies in chennai.

    hi all, can u share the names of vlsi companies present in chennai working on ASIC (timing, physical design...etc). thankz
  9. P

    MAGMA: standard cells/pins placement over power stripes

    MAGMA: Placement ISSUE Hi, How to prevent standard cells or standard cell pins from being placed under power stripes in magma? thankz
  10. P

    MAGMA CTS Optimization

    Hi people, In Astro we can use the following options to minimize skew ( just by selecting the options ), * Buffer / Gate Sizing * Buffer / Gate Relocation * Level Adjustment * Reconfiguration...
  11. P

    MAGMA CTS problem with using "run timing adjust skew"

    Hi, I am trying to minimize clock skew in my design and i found a command "run timing adjust skew" which can used in cts. But when i gave the command i got the following error. any suggestions. mantle[182]:>run timing adjust skew $m $l -effort high -clear MSG-10 While running...
  12. P

    MAGMA : Dominate and Hide

    hi everyone, wat is the difference between cell being DOMINATED and AUTO HIDDEN in magma during Library Preparation in MAGMA? thankz
  13. P

    MAGMA : BUFFER COUNT MINIMIZATION

    Hi santuvlsi, I had gone thru some published articles which suggest that the die size is affected drastically in large designs due to buffer count increase. For example, i was working on a design which has 22k gates and 8 macros. after completing the p and r flow, the total...
  14. P

    How to do skew minimization in MAGMA CTS?

    Re: MAGMA CTS Hi, I am working on a design using Magma Blast Fusion in which the clock period is 7ns. After CTS i am getting the following values in ps, Global Skew 310. Local Skew 293...
  15. P

    How to do skew minimization in MAGMA CTS?

    Hi, Till now i am using fix clock to do CTS. Wat are the methods i need to follow to create a robust clock tree. Also i want to know how to do skew minimization in magma . i am using Magma Blast Fusion 4.2 thankz :|
See more

Part and Inventory Search

Back
Top