Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by posiba

  1. P

    VCO gain and tuning range

    How is the tuning range and vco gain is related?
  2. P

    [Moved]: What is the use of LOOP filter in ADPLL?

    DCO requires the control word which is being generated by the TDC, then why we require the loop filter?
  3. P

    [mv] If I dont attach Capacitor Bank with my LCVCO circuit, what is the disadvantage?

    I am trying to design a LCVCO using TSMC. My f0 is at 2.45GHz. I have achieved it but not included any capacitor bank. Is that a problem? Another thing I am getting my Kvco of 300MHz/V. Is it too large?

Part and Inventory Search

Back
Top