Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
lvcmos33
The voltage thesholds for LVCMOS25 and LVCMOS33 are different. Possibly signals are failing their setup and hold times? Can you specify a slower clock before you compile?
Alternatively, are you trying to specify LVCMOS33 on a bank which does not support it?
I'm designing a high-speed mixed signal (100/400MHz) board and am following the advice of the esteemed. Dr. Howard Johnson.
From his excellent Signal Integrity website:
**broken link removed**
**broken link removed**
**broken link removed**
In particular the first link describes an...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
