Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by pmr9

  1. P

    Does Monte carlo variation depends on input common mode of amplifier?

    Thanks crutschow, Just thinking that reduced common mode will reduce gm, that increases the mismatch contribution from the load devices. Considering the relation: (gm_diff/gm_load)*Vth_mismatch_loads
  2. P

    Does Monte carlo variation depends on input common mode of amplifier?

    Hi All, I have a question regarding MC variation (offset of amplifier), Does Monte carlo variation depends on input common mode of amplifier?? Thanks
  3. P

    Charge pump ripple reduction

    Hi, planning to design charge pump doubler, any ripple reduction techniques recommended would be helpful. Are there any papers/lit that suggest ripple reduction?
  4. P

    Bandgap Refernce Design

    Whats your equation?
  5. P

    what is the meaning of delta sigma noise in time domian?

    High freq quantization noise means variation of signal after and before quantizer in time domain is higher and not signal is high freq. After quantizer any way we have decimator and filter to cutt all higher freqs.
  6. P

    AC Analysis of single opamp differential amplifier Pspice simulation

    Your sim results are as expected. AC analysis doesnot kill dc sources, it will take dc points before calculating AC analysis data. You are not offsetting the opamp as you mentioned but giving common mode signal on dc 6V . Are u clear?
  7. P

    What's wrong with this opa?

    plz upload with right format ur file
  8. P

    who can help me about POR

    first thing is comparator and canb designed with low power consumption thats not a problem. Hyaterisis ll be around 50-20mv based on ur application. Ur trigger pt=1.3 so u can use nmos diffpair at input. U didnt mentioned del time in ur spec?
  9. P

    Low power cascode structure question

    Yiu can find somuch data in books and papers for analysis. Iout and Iref need not have same value and its a high swing current mirror. analytically Gray and Holberg are better
  10. P

    What kind of opamp is that ?

    Re: op amp question Its the senario u r using this ckt for digital or analog application. Certnly its output bufer stage bcoz of high sizes and CS config. Csink and source txs are having high Gm s if u see it .
  11. P

    PSRR in the LDO --------- need help

    I think PSRR- is not necessary and if u do it it shows very less, bcoz only R's in that sig path.. in case of source ,sink ldo which is capable of providing i in both dirs then psrr from + and PSRR- id=s very imp concerns.
  12. P

    fully differential OP-AMP question??

    db((Vo1-vo2)/(vi1-vi2)) gives u gain phase ((Vo1-vo2)/(vi1-vi2))
  13. P

    Papers(tutorials) about step response or settling time of op

    Re: Papers(tutorials) about step response or settling time o first u go through control system analysis, pole zero concepts and then go for Gray book , Its very helpful
  14. P

    Suggestions of op amp related circuits and references

    Re: op amp detailed analysis ,go for paul Gray, conceptwise RAZAVI
  15. P

    Need help in this circuit

    If u want amp's output to be 1/2VCC then no need of r feedback of amp. Connect it in unitygain config.[/b]

Part and Inventory Search

Back
Top