Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by pmeti49

  1. P

    Do higher metal layers consume more power

    no higher M lesser PWR Consumption..i think so
  2. P

    Which particular metal layer is require to build CTS & why very detail?

    CTS is suitable for which metal layers?n for timing clear what layer should use???how particular metal layers are defined for certain things like cts,routing,timing..???
  3. P

    what exactly are DRC...LVS...TIMING CLOSURE

    what are DRC,......LVS......TIMING CLOSURE
  4. P

    Word document for exact PD Flow in cadence encounter tool

    Can anyone give me the word document for exact PD Flow in cadence encounter tool....like that incudes steps from loading netlist to signoff(GDSII).please help me...m fresher in industry so give me some flow stepwise document in word/pdf...

Part and Inventory Search

Back
Top