Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I am using Tetra-max tool to run atpg.
I am getting scan-chain blockage S1 DRC violation. While debugging, I discovered my tck clock is coming X.
Can someone please tell what can be the mistake which I made?
Thanks & Reagards,
Parth.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
