Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by pickpunk

  1. P

    Help to plot gm/id vs id/W

    You can use Murmann's spice deck: * DC sweep for technology characterization * Boris Murmann, 2008 .inc 'cmos018.sp' .param length=0.18u .param width=5u .param ds=0.9 .param gs=1 vdsn vdn 0 dc 'ds' vgsn vgn 0 dc 'gs' mn vdn vgn 0 0 nch L='length'...
  2. P

    how to use the ahdl block sampler

    How to use the ahdl block sampler? The output file was not hte file I specified in omposer, why? I just want to do the offset simulation of comparator.
  3. P

    CADENCE ASSURA installation at UBUNTU

    where is the error? just type the path you want to install.
  4. P

    how to do cmos switch distortion simulation with hspice?

    switch cmos simulation how to do cmos switch distortion simulation with hspice? thanks
  5. P

    who has the stanford's ee315 homework solutions?

    ee315 homework who has the stanford's ee315 homework solutions?

Part and Inventory Search

Back
Top