Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
inverter+floating ground
Transistor connected as diode at output of comparator can calamp "high" voltage to an regulated voltage, such as 1.5V but not "VDD" when comparator output "1".
It is a design smaple from TI.
Adding an voltage buffer at output node of comparator, is it appropriate?
floating ground
Dear all,
I want to design a inverter with floating ground, its output is an regulated voltage but not 0 voltage when input is high voltage. Would you please give me some advice?
charge pump dcdc thesis
Dear all,
Please advise on these topics.
1. LDO design issue we should pay attention to.
2. Classic paper or thesis about LDO design
3. High efficiency charge pump design issue we should pay attention to
4. Classic paper or thesis about charge pump design
All these...
Yes, you are right, Jerry.
On-resistance and switch bandwidth are important parameter for S/H.
If wael_wael know his target, then he resolve half of his problem:)
I think there are standard means to simulate these performance Jerryzhao mentioned above. Is it right?
Regards,
Dear Nandu,
For special stage such as 3 stage ring oscillator, oscillator frequency is decided by open loop 3db bandwidth of each amplifier.
If you don't change open loop 3db bandwidth then its frequency doesn't change.
But how you guarantee this when you change gain?
Is it right?
Regards,
Why do you simulate switches?
What performance parameters do you want to get through this simulation?
Generally speak,Charge injection effect must be considered carefully for high performance S/H circuit.
Regards,
Hi,Wjixcom,
Generally speak class_AB OPA is used as output buffer, it mainly handle "large" signal, so analysis in time domain is more important than ac. "small" signal analysis, is it right? These cut-off transistors limit the gain of differential input and differential output amplifier...
determining if transistor is in cut-off region
For full differential OPA design, CMFB is important. Generally speak we should pay attention to:
1. CMFB bandwidth should not limit main amplifier bandwidth;
2. Capacitor should be selected carefully if capacitor is used.
Advise:
Use ideal CMFB...
cutoff in relation to a transistor.
Dear Wjxcom,
If you know which transistor is in cut-off region, do you can't analysis its reason?
Just analyze its current and voltage.
It is complex to see your circuit, would you please attach it in PDF format?
Good luck:)
Regards,
Philip
Resistor divide voltage is not an advised approach, because the resistor can't filter the noise, but it is the noise that affect the stability of th reference voltage.
Maybe one voltage following OPA buffer is needed. No any oyher approach is advised by now, sorry.
Best regards,
Dear Analogworld,
Would you please adjust the capacitor value? This problem maybe come from the
incorrect bandwidth relationship between the second stage and SC CMFB.
Good luck.
Regards,
Philip
adc reference buffer design
Dear Sachinagg77,
I see. You need one buffer between reference generator and the MDAC ref-voltage input, to prevent the MDAC noise influencing the reference generator.
Right?
I think just one simple unit-gain amplifier is needed.
More simple, you can increase the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
