Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I understand you finally solved the problem.
Do you mean the clock has to be low when SYNC goes low, or what? I ask because, like you, I can't get the potentiometer RDAC to respond to clocks set up according to the data sheet. I have an AD5292 demo board which works, and I have even tried to...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
