Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
reg output1;
reg output2;
reg output3;
module(a.(input1),.b(2),.c(3),.d(4),.e(output1),.f(2),.g(3));
always @(posdge clk) begin
if (ack ==0) begin
if (req ==1)
if(input4==16) begin
assign ack =1;
end else begin
output1=input1...
Hi I know it is not possible to initiate a module in an always or if loop, however what is the correct way to go about this problem?:
I have a module that has 4 inputs and 3 outputs. It has to complete 16 times, using the three outputs from the previous initiation for 3 of the inputs to the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
