Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
My diploma thesis will be a part of larger project. It will be focused on development of a part of software defined radio which is being developed on my university. Some components for FPGA are finished yet and are written in verilog, so the requirement of my supervisor is to use verilog too...
The main reason why I want to learn Verilog is that it is required at my diploma thesis focused on both digital design and verification. I want to learn directly SV because of benefits at verification. If I understand right learning SV will teach me the original Verilog too?
Hi everybody,
until now the only HDL language that I used was VHDL but I would like to start to learn Verilog and SystemVerilog using a suitable book. Is the relationship between Verilog and SystemVerilog same as the relationship between C and C++? If I learn SystemVerilog will I know Verilog...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
