Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
By the way, mismatches in those resistors at the imput stage will introduce measurment errors - ie will amplify CMV and . Is there a CI that have the whole thing implemented in silicon chip, with highly matched pairs?
I just realized that this error won't be repairable with futher adjustments...
ZekeR, I did as you suggested and it did, in fact, eliminated any voltage fluctuation. It is something I should have known, but I completly ignored.
Thanks for the in sight. The circuit diagram is attached.
Now, what about the CM voltage? Should I worry with it somehow?
Paulo Sherring.
Hi guys!
I want to build a 3ph line - both wye and delta wiring - signal conditioner, for hooking up on a National Instruments cRio system. According to simulations on Orcad, I could use diff amplifiers with high input resistance (1M) and then trim the signal for calibration.
But I am not sure...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
