Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hspice tr format
Hi,
Would anyone tell me or show me a link describing the format of the hspice binary transient output file tr* format?
Thanks
Regards
Paul
Today, i even found that the results on P4 and Athlon are different! Both simulations are on Win 2K and model, netlist, simulation card are the same.
I use HSPICE because of its proved accuracy and good convergence. In fact, I tried HSIM before, it is several times faster than HSPICE, but for...
I have a little experience before. I joined a team to decide 125MHz CRC for ethernet. For some kinds of PD, if the matching of device is not good, there will be no pulse for very small phase difference. So people will put dummy NAND gates to match the delay inside the PD to reduce the dead zone
I am using BSIM3.3 Model. I think the models are OK since I get same result for some other circuit in AC and transient analysis. But, for switching capacitor circuit, I get different results.
ultrasim waveform awaves
Anyone tried to run simulation on PC and SPARC? I tried and find that the results are different for switching capacitor circuit. Anyone has same experience?
Thanks
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
