Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Correct me if I am wrong, but it looks to me that for a PLL that I designed, that the open loop
unity gain frequency (0dB) appears to be the same as the closed loop bandwidth frequency.
And this frequency is also where the phase inflection point occurs, or where the open loop phase
margin is...
Ok, but if we want to find the "Zero", we have to find the value of "s" that makes the numerator 0, right?
So wouldn't that be s=-(1/T2)? And wouldn't the "Poles" in the denominator, be at zero, and s=-(1/T1)?
Am I missing something here? Or was this a typo?
Ok, thanks everyone. Banerjee's book is very good.
But is there a typo on page 42, in terms of where the zero and poles
are in transfer function 7.1, on page 41? (See attached pic)
From this paper:
http://www.elenota.pl/datasheet-pdf/88472/National-Semiconductor/AN-1001
"When designing for a higher phase margin you trade off
higher stability for a slower loop response time and less
attenuation of the Reference Frequency."
Is this true for ALL PLLs?
And it...
From page 1.2-1 of this:
https://www.researchgate.net/profile/Sudipta_Maity2/post/How_to_figure_out_number_of_modes_in_HFSS/attachment/59d6582d79197b80779ae32f/AS%3A537418164076544%401505141883049/download/hfss_full_book.pdf
"By default Ansoft HFSS assumes that all structures are completely...
I've followed this tutorial, and it was simple enough to copy what was done:
But after I was finished, I realized that the air box was never turned into a Faraday cage. It remained
an air box, and even the outside diameters of the "coax", remained a vacuum, with only the...
Good point. The Load Pull technique is really just a more sophisticated version
of the "cut and try", empirical method of finding an output impedance matching
network, that satisfies your needs.
Here is a video using load-pull in Microwave Office:
It would appear most broadband amplifiers are conjugately matched on the input only, so that the S11's
inductive or capacitive reactances are cancelled out by the opposite reactances of the input matching network,
which is also called Z-source. This assured maximum power transfer into the...
What are the pros and cons of the Hairpin topology
versus Edge-coupled, when designing a distributed
element bandpass filter?
The most obvious advantage seems to be the
smaller size of the hairpin design, which can
save board space.
But perhaps the "comebacks" (the S21 response at the...
Here is the video. Sorry for the Malay language! :lol:
https://www.youtube.com/watch?v=3EuE9lq7Heg
So I was able to copy this design, and my simulation results
were pretty much the same as hers. But I have some questions, as
usual:
1) The main filter box was simulated as a...
How do I display the 3-D conformal mesh of tetrahedrals in HFSS? I wasn't
able to find the command to do this. Or maybe HFSS doesn't allow you
to see the mesh? This is for a patch antenna, or a simple dipole.
Also, why doesn't HFSS put "dBi" instead of just "dB"? It's clear they...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
