Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by passat

  1. P

    what is differnence between magma 4.2.1 and 5

    I have license. Who can tell me the 4.2.1 filename ?
  2. P

    what is differnence between magma 4.2.1 and 5

    I can dl from magma ftp site, if I know the filename.
  3. P

    what is differnence between magma 4.2.1 and 5

    Can you kindly tell me the magma software filename, I will try it. Many Thanks!
  4. P

    Magma Segmentation code error

    Re: magma Segmentation fault Who can kindly tell me the Magma filename ?
  5. P

    Which IC layout tool is the best ?

    Re: Layout TOOL Who can kindly tell me the Magma 5.0 filename ?
  6. P

    Apollo II vs SE For Floorplanning & router - which one?

    Re: Apollo II vs SE Astro can do crasstalk analysis & fixed and do Electromigration See the attached SI tutorial pdf
  7. P

    Tutorial of DFT with Pattern Compression and Delay Faults P2

    Tutorial of DFT with Pattern Compression and Delay Faults - DBIST-TetraMax for TSMC Reference Flow Release 5.0
  8. P

    Tutorial of DFT with Pattern Compression and Delay Faults P1

    Tutorial of DFT with Pattern Compression and Delay Faults - DBIST-TetraMax for TSMC Reference Flow Release 5.0
  9. P

    TSMC Reference Flow Release 5.0 ---- Part1

    TSMC Reference Flow Release 5.0 ---- Part3 TSMC Reference Flow Release 5.0 ---- Part3 Finish!
  10. P

    TSMC Reference Flow Release 5.0 ---- Part1

    TSMC Reference Flow Release 5.0 ---- Part2 TSMC Reference Flow Release 5.0 ---- Part2
  11. P

    TSMC Reference Flow Release 5.0 ---- Part1

    TSMC Reference Flow Release 5.0 Doucment
  12. P

    TSMC SoC Integration Methodology Guide for ARM Core Based

    TSMC SoC Integration Methodology Guide for ARM Core Based Design
  13. P

    Power Management Techniques for Design Closure

    Power Management Techniques for Design Closure.pdf
  14. P

    Design-for-Verification Technology for Mixed-HDL Designs

    Design-for-Verification Technology for Mixed-HDL Designs.pdf From Synopsys SNUG
  15. P

    Synopsys Signal Integrity Flow

    signal integrity flow Synopsys Signal Integrity Flow tutorial
See more

Part and Inventory Search

Back
Top