Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I need to implement a Nth parallel bandpass circuit with complex FIR and IIR;
So, first, I want just to try a simple sample SC sample cirucuits in the test.jpg with input frequency 100 and sample frequency 1k,however, after i use the DFT in the cadence and found that the output frequency is not...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
