Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Clock Network latency: the delay from source of the clock (the pin or port in constraints where the clock is defined on) to a sink (a flop's clock pin), when the term is used specific to a sink. When network latency is used in general on a certain clock, it means the "average" delay from the...
global skew gives you an idea about what sinks are pushing the clock insertion delay to increase. For example, if local skew skew is large for a certain skew group in test mode and it is causing hold problem, whether or not the global skew is large in func mode can explain why the local skew is...
Hi all, I have been working as a place & route/ STA engineer (with MSEE degree) for the past 12 years. Recently the work pressure is getting hard to handle, since I am a single mother and have a small child. I'd like to change my job or possibly even my career to something less stressful and...
Hi all, I have been working as a place & route/ STA engineer (with MSEE degree) for the past 12 years. Recently the work pressure is getting hard to handle, since I am a single mother and have a small child. I'd like to change my job or possibly even my career to something less stressful and...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
