Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I´m trying to simulate a tunnel fet transistor using veriloga models from Penn State University. I have written the following code:
It corresponds to the following schematic, where I have marked in red the name of the nodes (d, dd, s, ss). I have assumed that Rparisitc=55/W and...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
