Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hi,
am doing ATPG & simulation using mentor. am getting mismatch during simulation which the failing flop is already masked during ATPG. i gave comment as add_cell_constraint <flop> DX & its is applied. can u help me?? is there is any option to mask pattern???
thx,
dft simulation error debugging
hi,
am new to dft field, i did simulation chain & scan, chain passed, but in scan simulation parallel passed but serial is failing. pls help me to fix this.
thanks & regards,
palani
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
