Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by PablodlR

  1. P

    FPGA ALM or LAB estimated size

    Hi FvM Yes, I forgot to write "for example..if one stratix V has....". Sorry I didn't understand your calculation. I am really new in these things. Could you detail me how I can calculate the chip size in the right way using the values I wrote as example? I dont know how you get 0.5x0.5mm. I...
  2. P

    FPGA ALM or LAB estimated size

    Hi everyone, I am doing a project and I need to show some estimated values. I have to compare the size of a custom program in FPGA and in ASIC. Quartus II gives me the ALM number which my program needs and now I have to find the size of these ALMs. I have tried to find the size of one ALM or...
  3. P

    ADV7619 detection by PC

    Hi everyone, I am a student and it is my first time with this kind of chip. I have been using the ADV7619 chip (https://www.analog.com/media/cn/technical-documentation/evaluation-documentation/UG-237.pdf?doc=ADV7619.pdf) during a couple of weeks. The main idea is to run the chip in the basic...
  4. P

    Problems in the I2C master

    Hi again I changed the code, like I said you in the last message, and I have proved in the board but it still doesn't work and now I dont know what could be happened. Any idea? The slave answers me a "1" non-ack but I am not if this "1" is the answer of the slave of it is my own "Z" level that...
  5. P

    Problems in the I2C master

    Hi again I checked your answers and I change my code. I would like to make sure that the protocol is good implemented. Because for example, I don't know why you say that my start condition is wrong :(. I attach the timing table and the simulation of the master whiout any slave, as I said you...
  6. P

    Problems in the I2C master

    First of all thanks for the answerd and I am so sorry because I don't have too much experience in these things and I dont know how explain the situation very well. I am using a Terasic V (Altera) and I have to connect to a HDMI-FMC...
  7. P

    Problems in the I2C master

    Hi everyone I have a problem with my I2C master but I dont know which could be the problem. The pictures show the write and read cycle. The frequency of the clock is 377Khz and the frequency of the scl is 190Khz. I am trying to conect to HDMI-FMC through using a Terasic V but for any reason...

Part and Inventory Search

Back
Top