Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by OZZAA

  1. O

    calibrating the losses of wires and probes for power measurement

    I have designed an on-chip class AB amplifier at 15 GHz and I want to measure its power gain and its adjacent channel leakage ratio by using signal analyzer (as a source) and the spectrum analyzer (as a sink) How I can make the calibration of the cables and probes. I think these losses can not...
  2. O

    ADS warning message during simulation

    Dear All, when I am designing a power amplifier using CMOS TSMC 0.18um technology. ADS program gives these warning messages but it finally gives the expected results , as follows: (especially the colored line) I do not know what is the meaning of these messages or can i ignore them?
  3. O

    Optimum Load Impedance

    I want to design a power amplifier at TSMC 180nm, I calculated its optimum load impedance using load pull technique at ADS it was about (2+j10). is this value correct? or I made a mistake in that calculation because its very low impedance. if it was correct, can I match it to 50 Ohm impedance...
  4. O

    TSMC Inductors Layout

    Dear All, I want to mimic the layout TSMC 0.18um technology's Inductor to get approximately the same results using ADS Momentum tool at 10 GHz. Where it consists of M6 (Blue wire) and M1(Green wire), with the same dimentions of the original TSMS inductor at cadence layout. there is a...
  5. O

    Differences between single ended / differential inductor

    This is the same problem where I am stuck in. Do you find any solution for that problem. How you can use 1 port if the inductor has a shield plane. the only option for that is using 2 ports as a diffrential mode (+ve is connected to the inductor and the -ve is connected to the shield plane), is...
  6. O

    Spiral inductor Using ADS Keysight

    Dear All, I want to design an IC spiral inductor (using TSMC 0.18um CMOS Technology). I found the spiral inductors of the technology has the spiral inductor(M6 "Blue") and its ground plane (M1 "Green ring"), so I want to mimic this behaviour in my own inductor, as illustrated in the following...
  7. O

    TSMC 0.18um CMOS Current Density

    Dear All, I want to know about the current density of the metal (M1 to M6)and Vias of the TSMC CMOS 0.18um, as soon as possible. Unfortunately, I do not have the TSMC documentation for special considerations. Please, if you can help me in that, I will be grateful for your help. regards
  8. O

    Multi-Windings IC transformer

    Dear All, I want to desing a transformer as a power combiner (2 primary Inductors and 1 secondary inductor). as I expect there are three ports which result 3 port Z-Network. How I calculate the parameters of this transformer (Lp1, Lp2, Ls, Mutual Inductance (M), coupling factor (K) and insertion...
  9. O

    Transformers at cadence Layout

    you mean that I designed the transformer layout using Hfss or ADS and then importing its SNp file (S parameter files) to the schematic heraricy of the whole designed circuit in cadence, is not it?
  10. O

    Transformers at cadence Layout

    Sorry I do not understand what do you mean Could you illustrate more I do not know about what do you mean by my own aulvs views and collateral" to enable extraction and how I can do this method. do you mean that, I can define my trasformer as a 2 spiral inductor from the technology if I...
  11. O

    Transformers at cadence Layout

    Dear All, I want to use a transformer to combine the outputs of two power amplifiers PAs my used technology does not support transformers (TSMC 0.18) So I will design my own transformer as follows First, I will design it using HFSS simulator Second I will import this gds file to cadence layout...
  12. O

    Great difference between ADS simulation and Cadence simulation

    ADS netlist Spectre netlist that's it so why the error in my previous comment always appears.
  13. O

    Great difference between ADS simulation and Cadence simulation

    It is solved, Thanks for your interest. However the ADS program gives me that warning what it is meaning about these warning especially the highlighted line
  14. O

    Great difference between ADS simulation and Cadence simulation

    Yes Cadence 5 (Spectre). do you mean by netlist is the designed circuit of ADS?
  15. O

    Great difference between ADS simulation and Cadence simulation

    I am desinging an amplifier (Class_C) at 5 GHz, using (TSMC 180nm) I designed it using ADS simulstor and the following figure describes the relation between input and output power. while the same circuit is designed at Cadence and it gives a great differences between these two circuits, as...
See more

Part and Inventory Search

Back
Top