Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by otogyg

  1. O

    sdf back annotation problem with ncverilog. PT spef sdf

    hi weben now i have same problem! Have you settle this problem. please help me ! thank you very much.
  2. O

    Tetramax DPV scan pattern sim

    hi guys. There are two scan chains in my design.And one chain is longer than the other. I use tetramax generate test pattarns. When i sim the Patterns ,the lack bits of the shorter chain will show unknow state. Is there any way to avoid this question? thanks!
  3. O

    About flash reference cell

    hi guys! what does reference cell in flash used for? anyone explain it in detail? thanks! ---------- Post added at 15:37 ---------- Previous post was at 14:39 ---------- anyone knows?
  4. O

    [SOLVED] About flash wafer test flow

    its very useful.thank you.
  5. O

    [SOLVED] About flash wafer test flow

    Hi guys! I look flash wafer test flow.i dont know mean of bin in the test Document. anyone knows ? Hope for your explain. thanks!
See more

Part and Inventory Search

Back
Top