Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by origip

  1. O

    Problem with configuring divided clock that uses flip-flop in CTS

    tutorial clock cts eco The problem is like this : I have a source clock (called ClockIn).It generates two clock for different clock domain.One is faster (called ClockFast),the other is slower (called ClockSlow).These two clocks is both configurable ,that is to say they both have a divide...
  2. O

    Problem with configuring divided clock that uses flip-flop in CTS

    I have a divided clock that using a FlipFlop ! But when I use Astro to do CTS, I can't configure it properly. I use the command below: create_generated_clock clock_1 -source clock_0 -divide_by 2 {my_flipflop/Q} Is there anything wrong ? Help!~~~~~ -_-0

Part and Inventory Search

Back
Top