Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Dear All,
Please let me know whether the options filled in the "PVS 11.1.0 DRC Run submission form" is correct because I'm not getting "Rule Set" content in the drop down icon of the form.
I am using Cadence SoC Encounter 11.1 and clicking PVS---->Run DRC. I am using gpdk 180nm library.
I have...
Respected and Dear All,
Please let me know all the private institutes in hyderabad which trains and guides the final year students in completion of the Project work of M.E level (VLSI Design and Embedded Systems) .
I'm interested to learn RTL to GDS2 flow for a complete ASIC design viz SoC...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.