Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
LEC- Logical equivalence checking Lec we will run to make sure functional intent is retained at every stage of the flow
to ensure the functional check between RTL and netlist
It can be 2representation
1.RTL v/s Netlist
2.netslist v/s Netlist
Stage :before place and route (systhesis stage)
1. We...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
