Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
:?: 1. Why non-overlap clk ? first i designed full system of pipelined by ideal opamp, and switches but real comparators. I use 2 V supply so i set switch threshold 1V. It OK with ideal comparator and one stage simulation, but when i use my real comparator and connect the secound stage there is...
anybody know about low-volatge high-speed latch or have any resource please tell me. i want to use it with my comparator such as differential dynamic comparator :o
Hi i have some problem about my pipelined ADC. i have designed SC amplifier for my MDAC. i already check their function and it work, but when i connect the first and secound stage together then the first stage common mode has change (i still use ideal switch and non-ideal opamp but real...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
