Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
i am also looking for this solution~~~
i am very upset that i can get opa's low-pass gain plot without those large cap and RES , without feedback, just deliver vn vp (vcm=2v,vdm=1v),
but once i put my design into the topology above, the result is not right at all~~~
i am very happy to see those design project~~~i wanna study these~~~
THX
Added after 2 minutes:
I have seen professor Broaderson's video, that's very nice, with the simple handouts~~~
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.