Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi all,
This is my first post here. I hope someone can help me with the issue I'm currently struggling with. Earlier this year I got a prototype chip manufactured in a 65nm CMOS process of one of the big foundries. This prototype is supposed to be supplied by a core voltage of 1.2V and an IO...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
